Search

Sofya B Malitsky

from Mountain View, CA
Age ~82

Sofya Malitsky Phones & Addresses

  • 266 Pamela Dr #12, Mountain View, CA 94040 (650) 938-3824
  • Berkeley, CA
  • 320 Curtner Ave, Palo Alto, CA 94306 (650) 493-6670
  • 266 Pamela Dr APT 12, Mountain View, CA 94040 (650) 906-7541

Work

Position: Retired

Education

Degree: Associate degree or higher

Publications

Us Patents

Module Classification Approach For Moving Semiconductor Wafers In A Wafer Processing System

View page
US Patent:
6560507, May 6, 2003
Filed:
Oct 20, 2000
Appl. No.:
09/693007
Inventors:
Sofya B. Malitsky - Mountain View CA
Stanley P. Liu - Milpitas CA
Janet E. Yi - Campbell CA
Eileen A. H. Wong - Cupertino CA
Assignee:
Novellus Systems Inc. - San Jose CA
International Classification:
G06F 700
US Classification:
700213, 700 23, 700 24, 700100, 700228, 414800, 414935
Abstract:
Each module of a wafer processing system is given a classification. Upon receipt of a command to move the wafer to one of the modules, a sequence enumerating the modules to be visited by the wafer before reaching its destination is created. The modules are added to the sequence based on their classification. The wafer is then worked on in each module enumerated in the sequence. By creating the sequence when needed, the number of static files that have to be maintained and stored in the wafer processing system is minimized. Further, creating the sequence at the time it is needed allows the sequence to take advantage of the history of the wafer and thereby eliminate unnecessary steps.

Module Classification Approach For Moving Semiconductor Wafers In A Wafer Processing System

View page
US Patent:
6665584, Dec 16, 2003
Filed:
Dec 18, 2002
Appl. No.:
10/323094
Inventors:
Sofya B. Malitsky - Mountain View CA
Stanley P. Liu - Milpitas CA
Janet E. Yi - Campbell CA
Eileen A. H. Wong - Cupertino CA
Assignee:
Novellus Systems, Inc. - San Jose CA
International Classification:
G06F 700
US Classification:
700218
Abstract:
Each module of a wafer processing system is given a classification. Upon receipt of a command to move the wafer to one of the modules, a sequence enumerating the modules to be visited by the wafer before reaching its destination is created. The modules are added to the sequence based on their classification. The wafer is then worked on in each module enumerated in the sequence. By creating the sequence when needed, the number of static files that have to be maintained and stored in the wafer processing system is minimized. Further, creating the sequence at the time it is needed allows the sequence to take advantage of the history of the wafer and thereby eliminate unnecessary steps.

Operational Lists For Simultaneous Wafer Scheduling And System Event Scheduling

View page
US Patent:
6889110, May 3, 2005
Filed:
Sep 29, 2000
Appl. No.:
09/677087
Inventors:
Jaideep Jain - San Jose CA,
Stanley P. Liu - Milpitas CA,
Janet Yi - Campbell CA,
Eileen A. H. Wong - Cupertino CA,
Sofya B. Malitsky - Mountain View CA,
Thomas Hentschel - Discovery Bay CA,
Assignee:
Novellus Systems, Inc. - San Jose CA
International Classification:
G06F019/00
US Classification:
700121, 700 23, 700100, 700218
Abstract:
A scheduler handles the various tasks to be performed on a wafer processing system as operations, with each operation having a predefined data structure. Operations that meet a set of requirements are added to an operation list. In the operation list, operations meeting another set of requirements are switched to the active state. Each active operation in the operation list is scheduled to run on the wafer processing system. Using structured operations to perform various tasks improves the extensibility and maintainability of the present scheduler. Further, the present scheduler can schedule several compatible operations at the same time by going through each operation in the operation list, and running those that are in the active state.

Multifont Optical Character Recognition Using A Box Connectivity Approach

View page
US Patent:
5539840, Jul 23, 1996
Filed:
Oct 19, 1993
Appl. No.:
8/138864
Inventors:
Radovan V. Krtolica - MountainView CA
Sofya Malitsky - Palo Alto CA
Assignee:
Canon Inc. - Tokyo
International Classification:
G06K 946
US Classification:
382195
Abstract:
Pattern recognition, for instance optical character recognition, is achieved by defining a minimal bounding rectangle around a pattern, dividing the pattern into a grid of boxes, comparing a vector derived from this partitioned pattern to vectors similarly derived from known patterns, choosing a set of Pareto non-inferior candidate patterns, and selecting a recognized pattern from the set of candidates. The vectors include pixel density matrices, matrices of horizontal connectivity of boxes, and matrices of vertical connectivity of boxes.
Sofya B Malitsky from Mountain View, CA, age ~82 Get Report